- 2 -

QI *et al.*
Appl. No. 09/892,242

Amendments to the Claims

1. (currently amended) A cryptography engine for performing cryptographic operations on a data block, the cryptography engine comprising:

a key scheduler configured to provide keys for cryptographic operations;

expansion logic ~~coupled to the multiplexer circuitry, the expansion logic~~ configured to expand a first bit sequence having a first size to an expanded first bit sequence having a second size greater than the first size, the first bit sequence corresponding to a <u>right</u> portion of <u>an input bit sequence for the current cryptographic</u> <u>round</u> ~~the data block~~;

<u>first circuitry configured to perform an exclusive OR (XOR) on the expanded</u> <u>first bit sequence and a key provided by the key scheduler to generate a third bit</u> <u>sequence;</u>

<u>a substitution box (SBox) configured to transform the third bit sequence into a</u> <u>fourth bit sequence;</u>

<u>second circuitry configured to perform an exclusive OR (XOR) on the fourth bit</u> <u>sequence and a left portion of the input bit sequence for the current cryptographic round</u> <u>to generate a fifth bit sequence;</u>

permutation logic coupled to the expansion logic <u>and the second circuitry</u>, the permutation logic configured to <u>receive the fifth bit sequence from the second circuitry</u> <u>and to perform a permutation of the fifth bit sequence,</u>

<u>wherein the fifth bit sequence is a right portion of an output bit sequence of a</u> <u>current cryptographic round.</u> ~~alter a second bit sequence corresponding to the portion of~~ ~~the data block; and~~

- 3 -

QI *et al.*
Appl. No. 09/892,242

~~a plurality of logic devices simulating an XOR operation for combining a key provided by the key scheduler with the expanded first bit sequence, the plurality of logic devices including a multiplexer receiving first and second input values and an OR logic combining an output value of the multiplexer with a third input value, the first, second, and third input values being determined based on the key provided by the key scheduler and further based on a select value indicative of whether a current cryptographic operation is to occur during an initial round of a particular series of rounds of cryptographic operations.~~

2. (canceled)

3. (original) The cryptography engine of claim 1, wherein the cryptography engine is a DES engine.

4. (currently amended) The cryptography engine of claim 1 further comprising [[a]] two-level multiplexer circuitry , wherein a first level of the two-level multiplexer is configured to receive an inverse permutation of a first portion of an input bit sequence and an inverse permutation of a second portion of the input bit sequence during an initial cryptographic round and a right portion of an output bit sequence from a previous cryptographic round during a subsequent cryptographic round and wherein a second level of the two-level multiplexer is configured to receive the output of the first level and the right portion of the output bit sequence generated during the previous cryptographic round. ~~receiving initial data or feedback data from a previous round of cryptographic~~

~~processing, the multiplier circuitry including two 2-to-1 multiplexers on a first level coupled to two 2-to-1 multiplexers on a second level.~~

5. (original) The cryptography engine of claim 1, wherein the first bit sequence is less than 32 bits.

6. (original) The cryptography engine of claim 1, wherein the first bit sequence is four bits.

7. (original) The cryptography engine of claim 5, wherein the expanded first bit sequence is less than 48 bits.

8. (original) The cryptography engine of claim 6, wherein the expanded first bit sequence is less than six bits.

9 – 12. (canceled)

13. (original)   The cryptography engine of claim 1, wherein the key scheduler performs pipelined key scheduling logic.

14. (original)   The cryptography engine of claim 1, wherein the key scheduler comprises a plurality of stages.

15. (original)   The cryptography engine of claim 1, wherein the key scheduler comprises a determination stage.

16. (original)   The cryptography engine of claim 1, wherein the key scheduler comprises a shift stage.

17. (original) The cryptography engine of claim 1, wherein the key scheduler comprises a propagation stage.

18. (original)   The cryptography engine of claim 1, wherein the key scheduler comprises a consumption stage.

19. (previously presented) The cryptography engine of claim 1, wherein a first shift amount for a first key is identified in a determination stage using a first round counter value.

20. (canceled)

21. (currently amended) The cryptography engine of claim 4 [[20]], wherein the two-level multiplexer is configured to swap a left portion of the output bit sequence of a previous cryptographic round with a right portion of the output bit sequence of the previous cryptographic round, whereby the right portion of the input bit sequence of the previous cryptographic round becomes the left portion of an input bit sequence for the

current cryptographic round and the fifth bit sequence becomes a right portion of the

input bit sequence for the current cryptographic round ~~select either initial data, swapped~~

~~data, or non-swapped data to provide to the output stage of the multiplexer~~.

        22. (canceled)

        23. (currently amended) An integrated circuit layout associated with a

cryptography engine for performing cryptographic operations on a data block, the

integrated circuit layout providing information for configuring the cryptography engine,

the integrated circuit layout comprising:

        a key scheduler configured to provide keys for cryptographic operations;

        expansion logic ~~coupled to the multiplexer circuitry, the expansion logic~~

configured to expand a first bit sequence having a first size to an expanded first bit

sequence having a second size greater than the first size, the first bit sequence

corresponding to a right portion of an input bit sequence for the current cryptographic

round ~~the data block~~;

        first circuitry configured to perform an exclusive OR (XOR) on the expanded

first bit sequence and a key provided by the key scheduler to generate a third bit

sequence;

        a substitution box (SBox) configured to transform the third bit sequence into a

fourth bit sequence;

- 7 -

QI *et al.*
Appl. No. 09/892,242

second circuitry configured to perform an exclusive OR (XOR) on the fourth bit

sequence and a left portion of the input bit sequence for the current cryptographic round

to generate a fifth bit sequence;

permutation logic coupled to the expansion logic and the second circuitry, the

permutation logic configured to receive the fifth bit sequence from the second circuitry

and to perform a permutation of the fifth bit sequence,

wherein the fifth bit sequence is a right portion of an output bit sequence of a

current cryptographic round.

~~alter a second bit sequence corresponding to the portion of the data block, and~~

~~a plurality of logic devices simulating an XOR operation for combining a key~~

~~provided by the key scheduler with the expanded first bit sequence, the plurality of logic~~

~~devices including a multiplexer receiving first and second input values and an OR logic~~

~~combining an output value of the multiplexer with a third input value, the first, second,~~

~~and third input values being determined based on the key provided by the key scheduler~~

~~and further based on a select value indicative of whether a current cryptographic~~

~~operation is to occur during an initial round of a particular series of rounds of~~

~~cryptographic operations.~~

24. (canceled)

25. (currently amended) The integrated circuit layout ~~cryptography engine~~ of

claim 23, wherein the cryptography engine is a DES engine.

26. (currently amended) The <u>integrated circuit layout</u> ~~cryptography engine~~ of

claim 23 further comprising [[a]] <u>two-level</u> multiplexer circuitry <u>, wherein a first level of</u>

<u>the two-level multiplexer is configured to receive an inverse permutation of a first</u>

<u>portion of an input bit sequence and an inverse permutation of a second portion of the</u>

<u>input bit sequence during an initial cryptographic round and a right portion of an output</u>

<u>bit sequence from a previous cryptographic round during a subsequent cryptographic</u>

<u>round and wherein a second level of the two-level multiplexer is configured to receive</u>

<u>the output of the first level and the right portion of the output bit sequence generated</u>

<u>during the previous cryptographic round.</u> ~~receiving initial data or feedback data from a~~

~~previous round of cryptographic processing, the multiplier circuitry including two 2-to-1~~

~~multiplexers on a first level coupled to two 2-to-1 multiplexers on a second level.~~

27. (currently amended) The <u>integrated circuit layout</u> ~~cryptography engine~~ of

claim 23, wherein the first bit sequence is four bits.

28. (currently amended) The <u>integrated circuit layout</u> ~~cryptography engine~~ of

claim 27, wherein the expanded first bit sequence is less than six bits.

29. (currently amended) The <u>integrated circuit layout</u> ~~cryptography engine~~ of

claim 23, wherein the key scheduler performs pipelined key scheduling logic.

30. (currently amended) The <u>integrated circuit layout</u> ~~cryptography engine~~ of

claim 23, wherein the key scheduler comprises a determination stage.

- 9 -

QI *et al.*
Appl. No. 09/892,242

31. (currently amended) The <u>integrated circuit layout</u> ~~cryptography engine~~ of claim 23, wherein the key scheduler comprises a shift stage.

32. (currently amended) The <u>integrated circuit layout</u> ~~cryptography engine~~ of claim 23, wherein the key scheduler comprises a propagation stage.

33. (currently amended) The <u>integrated circuit layout</u> ~~cryptography engine~~ of claim 23, wherein the key scheduler comprises a consumption stage.

34. (currently amended) The <u>integrated circuit layout</u> ~~cryptography engine~~ of claim 23, wherein a first shift amount for a first key is identified in a determination stage using a first round counter value.

35. (canceled)

36. (currently amended) The <u>integrated circuit layout</u> ~~cryptography engine~~ of claim <u>26</u> [[35]], wherein the two-level multiplexer is configured to <u>swap a left portion of the output bit sequence of a previous cryptographic round with a right portion of the output bit sequence of the previous cryptographic round, whereby the right portion of the input bit sequence of the previous cryptographic round becomes the left portion of an input bit sequence for the current cryptographic round and the fifth bit sequence becomes a right portion of the input bit sequence for the current cryptographic round</u> ~~select either~~

- 10 -

QI *et al.*
Appl. No. 09/892,242

~~initial data, swapped data, or non-swapped data to provide to the output stage of the~~

~~multiplexer.~~

37. (canceled)

38. (new) The cryptography engine of claim 1, wherein the first circuitry comprises:

a plurality of logic devices simulating an XOR operation for combining the key provided by the key scheduler with the expanded first bit sequence, the plurality of logic devices including a multiplexer receiving first and second input values and an OR logic combining an output value of the multiplexer with a third input value;

wherein the first, second, and third input values are determined based on the key provided by the key scheduler and further based on a select value indicative of whether a current cryptographic operation is to occur during an initial round of a particular series of rounds of cryptographic operations.

39. (new) The cryptographic engine of claim 4, wherein the cryptographic engine is configured to perform 3DES.

40. (new) The cryptographic engine of claim 39, wherein the two-level multiplexer is configured to select the right portion of a final round of a previous 16-round DES operation as the right portion of the input bit sequence for a first round of a subsequent 16-round DES operation and to select the left portion of the final round of the

previous 16-round DES operation as the left portion of the first round input sequence of

the subsequent 16-round DES operation.

41. (new) The cryptographic engine of claim 4, wherein the first level comprises:

a first two to one multiplexer, and

a second two to one multiplexer; and

wherein the second level includes:

a third two to one multiplexer coupled to the first two to one multiplexer,

and

a fourth two to one multiplexer coupled to the second two to one

multiplexer.

42. (new) The cryptographic engine of claim 1, wherein the expansion logic

comprises:

a first expansion logic block coupled to the first circuitry and configured to

receive the first bit sequence; and

a second expansion logic block coupled to the second circuitry and to the first

circuitry configured to receive the fifth bit sequence from the second circuitry.

43. (new) The cryptographic engine of claim 1, further comprising:

a first asynchronous FIFO configured to convert input blocks of a third size to

blocks of a fourth size for cryptographic processing; and

- 12 -

QI *et al.*
Appl. No. 09/892,242

a second asynchronous FIFO configured to convert cryptographic output blocks of a fourth size to a third size for further processing.

44. (new) A method for performing an accelerated multiple round cryptographic operation in a cryptographic engine having performance and expansion logic in a non-timing critical path, comprising:

performing an initial cryptographic round, wherein the step of performing the initial cryptographic round includes:

determining an inverse permutation of a first portion of an input sequence, wherein the first portion of the input sequence is set as a left portion of an input bit sequence for the initial round,

determining an inverse permutation of a second portion of the input sequence, wherein the second portion of the input sequence is set as the right portion of the input bit sequence for the initial round,

expanding the first portion of the input sequence to generate an expanded first portion,

exclusively ORing the expanded first portion with an initial round key generated by a key scheduler to generate a first bit sequence,

transforming the first bit sequence to a second bit sequence using a substitution box,

exclusively ORing the second bit sequence with the left portion of the input bit sequence for the initial round to generate a right portion of an output bit sequence for the initial round; and

performing a subsequent cryptographic round, the step of performing the

subsequent cryptographic round includes:

receiving the right portion of the input bit sequence of the initial round

and selecting the right portion of the input bit sequence of the initial round as the left

portion of an input bit sequence of the subsequent round,

determining the permutation of the right portion of the output bit sequence

of the previous cryptographic round, wherein the result of the permutation is a third bit

sequence,

expanding the third bit sequence to generate an expanded third bit

sequence,

exclusively ORing the expanded third bit sequence with a round key for

the subsequent cryptographic round to generate a fourth bit sequence,

transforming the fourth bit sequence to a fifth bit sequence using the

substitution box,

exclusively ORing the fifth bit sequence with the left portion of the input

bit sequence for the current round to generate a right portion of an output bit sequence

for the subsequent cryptographic round.